9

- 8. A trenched DMOS device having a termination structure, the trenched DMOS device comprising:
 - a silicon substrate of a first conductive type, having a first epitaxial layer of the first conductive type and a second epitaxial layer of a second conductive type formed 5 thereon:
 - a pair of DMOS gates, formed in the first epitaxial layer and the second epitaxial layer and being spaced by a body contact window;
 - a first trench, formed in the first epitaxial layer and the 10 second epitaxial layer disposed close to an edge of the second epitaxial layer, the first trench to be utilized as a main portion of the termination structure having a bottom disposed in the first epitaxial layer;
 - the first trench, the second trench having a bottom disposed in the second epitaxial layer adjacent to a region of the second conductive type;
 - a gate oxide layer on the first trench, the gate oxide layer having extended portions covering an upper surface of 20 the second epitaxial layer adjacent the first trench;
 - a second polysilicon layer, formed over the gate oxide layer in the first trench, having another extended portion covering the upper surface of the second epitaxial layer adjacent the first trench, the second polysilicon 25 layer having an opening to expose the gate oxide layer disposed at the bottom of the first trench to split the second polysilicon layer into two discrete parts;
 - an isolation layer, formed on the DMOS gate, on the second polysilicon layer, and on the gate oxide layer 30 over the second epitaxial layer at the bottom of the first trench, the isolation layer having a first contact window to expose the second polysilicon layer over the second epitaxial layer and a second contact window to expose the second trench; and
 - a source metal contact layer, formed over the isolation layer and filling both the first contact window and the second contact window, having a connection with a source of the DMOS device and further having an edge beside the first contact window.
- 9. The trenched DMOS of claim 8 wherein the pair of gates are spaced by a bipolar transistor structure.
- 10. The trenched DMOS of claim 8 wherein the source metal contact layer is formed over the body contact win-
- 11. A semiconductor device set comprising at least one trench-typed MOSFET and a trench-typed termination structure; wherein the trench-typed MOSFET has a trench profile and comprises a gate oxide layer in the trench profile, and a polysilicon layer on the gate oxide layer; wherein the 50 trench-typed termination structure has a trench profile and comprises an oxide layer in the trench profile, a termination polysilicon layer with discrete features separating the termination polysilicon layer, an isolation layer covering the termination polysilicon layer and filling the discrete fea-

10

tures, wherein the at least one trench-typed MOSFET and the trench-typed termination structure are formed on a DMOS device comprising an N+ silicon substrate, an N epitaxial layer on the N+ silicon substrate, and a P epitaxial layer on the N epitaxial layer;

- wherein the termination polysilicon layer has an opening to expose the bottom of the trench profile of the trench-type termination structure to split the terminal polysilicon layer into two discrete parts, and wherein the isolation layer is formed over the two discrete parts of the termination polysilicon layer and the bottom of the trench profile of the trench-type termination structure to fill the discrete features.
- 12. A semiconductor device set comprising at least one a second trench disposed between the DMOS gates and 15 trench-typed MOSFET and a trench-typed termination structure; wherein the trench-typed MOSFET has a trench profile and comprises a gate oxide layer in the trench profile, and a polysilicon layer on the gate oxide layer; wherein the trench-typed termination structure has a trench profile and comprises an oxide layer in the trench profile, a termination polysilicon layer with discrete features separating the termination polysilicon layer, an isolation layer covering the termination polysilicon layer and filling the discrete features, wherein the at least one trench-typed MOSFET and the trench-typed termination structure are formed on a DMOS device comprising an N+ silicon substrate, an N epitaxial layer on the N+ silicon substrate, and a P epitaxial layer on the N epitaxial layer,
 - wherein the trench profiles of the trench-typed MOSFET and of the trench-typed termination structure penetrate through the P epitaxial layer into the N epitaxial layer.
 - 13. A semiconductor device set comprising at least one trench-typed MOSFET and a trench-typed termination structure; wherein the trench-typed MOSFET has a trench 35 profile and comprises a gate oxide layer in the trench profile, and a polysilicon layer on the gate oxide layer; wherein the trench-typed termination structure has a trench profile and comprises an oxide layer in the trench profile, a termination polysilicon layer with discrete features separating the ter-40 mination polysilicon layer, an isolation layer covering the termination polysilicon layer and filling the discrete features, wherein the at least one trench-typed MOSFET and the trench-typed termination structure are formed on a DMOS device comprising an N+ silicon substrate, an N epitaxial layer on the N+ silicon substrate, and a P epitaxial layer on the N epitaxial layer,
 - wherein the DMOS device further comprises a first P region located between the trench-typed termination structure and the trench-typed MOSFET which is adjacent to the trench-typed termination structure, at least one second P region located between the trench-typed MOSFETs, at least one N source region surrounding the trench profiles.